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[57] ABSTRACT
An event sequence detector is disclosed comprising a
plurality of input units, each associated with a row of
bistable elements arranged in an array of rows and col-
umns The detector also includes a shift register which
is responsive to clock pulses from any of the units to se-
quentially provide enabling signals on its output lines
each of which is connected to the bistable elements in
a corresponding column When an event-indicating sig-
nal is received by an input unit it provides a clock pulse
to the shift register to provide the enabling signal on
one of its output lines The input unit also enables all
its bistable elements so that the particular element in
the column supplied with the enabling signal from the
register is driven to an event-indicating state
8 Claims, 7 Drawing Figures
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EVENT SEQUENCE DETECTOR element in a row may be driven to its event-detection
^n .», ~^ .»,. „.. ~*«v, state during a monitoring period At the end of the pe-ORIGIN OF INVENTION
 nod the ^^ |f] theVvent-detection state prov.de
The invention described herein was made in the per- an indication of the number of events occurring in each
formance of work under a NASA contract and is sub- 5 source and the sequence of their occurrence
ject to the provisions of Section 305 of the National The novel features of the invention are set forth with
Aeronautics and Space Act of 1958, Public Law particularity in the appended claims The invention will
85-568 (72 Stat 435; 42 U S C 2457) best be understood from the following description
BACKGROUND OF THE INVENTION ,„ " read '" conJunctlon WIth the accompanying draw-
re.ated to an event BRIEF DESCRIPTION OF THE DRAWINGS
detector and, more particularly, to a detector for indi- FIG 1 is a general block diagram of one embodiment
eating the occurrence of events and their sequence of of the invention,
occurrence 15 FIG 2 is a detailed block diagram of an input unit
2 Description of the Prior Art 12 A shown in FIG 1,
There are many applications in which it is desired to FIG. 3 is a waveform diagram useful in explaining the
detect the occurrence of events and their sequence of embodiment shown in FIG 1,
occurrence For example, in testing complex instru- FIG 4 is a partial block diagram of the embodiment
ments it is often desired to know which components or 20 shown in FIG 1,
subsystems fail as well as the order of the failures, FIG. 5 is another embodiment of an input unit, and
wherein each failure represents a first event. This can FIGS. 6 and 7 are diagrams useful in explaining an-
bc achieved with a detector capable of detecting the other embodiment of the invention
occurrence of the first event only in each source and npqruiPTinM OP THP PUPPPRRPH
the sequence in which these first events occur Like- 25 o^noniLp^iTC
wise, in a large automated system it is often desirable fcMBOUJMfaNJJ*
to monitor the performance of subsystems by determin- As seen from FIG. 1, in one embodiment the novel
ing which subsystems are activated as well as the se- detector, designated by numeral 10 includes a plurality
quence in which they are activated Assuming that each of input terminals A-N, although for simplicity only
time a subsystem is activated it represents an event 30 terminals A, B and N are shown The terminals are as-
such monitoring can be accomplished by a detector sumed to be connected to ports or subsystems A-N of
which is capable of sensing the occurrence of events in a system, each subsystem being of the type in which an
each of a plurality of sources and one which is further event may occur, such as for example subsystem fail-
capable of indicating the sequence of occurrence of the ure Each event is assumed to be transduced to a logic
various events in the various sources. The prior art does 35 level, such as true Thus when a true level is applied to
not seem to disclose detectors having such capabilities. a terminal it acts as an event-indicating signal from the
OBJECTS AND SUMMARY OF THE INVENT.ON ^S^X^^^^^S^
It is a primary object of the present invention to pro- unit, designated by numeral 12 followed by the termi-
vide a novel event detector. 4" nal's designation letter Each unit has two output lines
Another object of the present invention is to provide 13 and 14 followed by the suffix letter designating the
a novel detector for detecting the occurrence of events unit Thus the output lines of unit 12A are designated
in a plurality of sources and the sequence of their oc- 13A and 14A Included in the detector 10 is a plurality
currence. of event-indicating units which are arranged in N rows
A further object of the present invention is the detec- A-N and X columns Cl-CX Each unit, such as Al, is
tion of the sequence of events in a plurality of sources. designated by its row letter and column number. All the
Still a further object of the present invention is to de- units in row A are connected to line 13A while those
tect the first event in each of a plurality of sources and in rows B and N are connected to lines 13B and 13N,
the sequence of their occurrence. respectively.
These and other objects of the present invention are The output lines 14A, 14B ....14N are connected to
achieved by providing a detector including an input a gate 16 with N inputs. The output of this gate is con-
unit and a row of bistable elements for each source In nected to the input of a multistage shift register 20. For
one embodiment, designed to detect the first event in an X column array the register includes X stages Sl-SX
a source the input unit is of the latchable type. When with the output of each stage connected to the units in
an event-indicating signal is received from the source, a different array column
the input unit enables the bistable elements in the row In operation each latching unit responds to the first
and causes a clock pulse to be applied to a shift regis- event-indicating signal received at the input terminal to
ter Each stage of the latter is connected to correspond- which it is connected In response to this signal the
ing elements in the rows The clock pulse causes the ,. level of the output line 13 changes to true and remains
shift register to shift one stage and provide a clock true Also, in response to the event-indicating signal the
pulse to a column of elements, so that the particular el- latching unit 13 provides a pulse on line 14. This pulse
ement, enabled by its input unit and provided with the in essence represents an event-reception pulse The du-
clock pulse from the shift register, is driven to an event- ration of this pulse is controlled by the rate of the clock
detection state ,, pulses from a clock 22. Once the level of line 13 is set
In another embodiment of the invention each input to true and the pulse is provided on line 14, the latching
unit is capable of responding to a sequence of event- unit remains in a latched state inhibiting it from re-
indicatinjj signals In this embodiment more than one spondmg to subsequently received event-indicating sig-
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nals and from producing additional pulses on line 14. It should be pointed out that if event-indicating signal
However, line 13 remains true until the detector 10 is are applied to two or more input terminals within the
completely reset at the end of the test or monitoring same clock period, two or more latching units may be-
operation One novel embodiment of the latching unit come latched together and two or more units in the
will be described hereafter in conjunction with FIG 2. 5 same column of the array may be set, simultaneously
When one or more simultaneous pulses are applied For example, assuming that the detector is reset and
to the inputs of gate 16, the latter provides an output thereafter both terminals A and B are set to true during
pulse which causes the shift register to shift by one the same clock period, both units 12A and 12B are
stage and supply an enabling signal on one of its output latched. Thus, both lines 13A and 13B are set to true
lines to the units in the column connected to the partic- 10 The simultaneous pulses on line 14A and 14B activate
ular line Any unit in the array which is connected to gate 16 which provides a single pulse to the register 20,
a line 13 in a true state and to a register output line on which causes an enabling signal to appear on line 01.
which an enabling signal is applied is driven to an Since lines 13A and 13B are both true, both units Al
event-indicating state, hereafter referred to as set and Bl are set simultaneously This indicates that ter-
Once a unit is driven to such a state it inhibits all subse- 15 minals A and B were the first to receive event-
quent units in its row from being driven to this state indicating signals and that these signals arrived simulta-
Thus in the detector shown in FIG 1, only one unit in neously, i e. within the same clock period
each row can be driven to the set state In this embodi- Attention is now directed to FIG 2 which is a dia-
ment the maximum number of columns X is never gram of one embodiment of the latching unit 12A, the
greater than N 20 other latching units being identical therewith It m-
The foregoing description may be summarized with eludes a pair of JK flip-flops 24 and 25, NAND gate 26
a specific example Initially all units and the stages of and an inverter 27. The 1 and 0 outputs of FF's 24 and
register 20 are assumed to be in a reset state Let it be 25 are connected to lines 13A and 14A respectively
assumed that the first event-indicating signal is applied and the input terminal A is connected to one input of
to terminal B Line 13B is set to true and a pulse is sup- 25 gate 26 while, the c (clock) input of FF24 is connected
plied to gate 16 causing it to apply a shift or clock pulse to the clock 22. These flip-flops as well as all others to
to register 20. The first clock pulse which is supplied to be described herein are assumed to be clocked by true-
the shift register causes it to apply an enabling signal on to-false transitions at the c inputs It is apparent how-
line 01. This enabling signal acts as a clock pulse and ever that the transition or level required for clocking
causes any unit in column Cl of the array which is also 30 depend on the particular circuits which are employed
connected to a true line 13, to be driven to its set state and therefore the example described herein should be
In the present example since only line 13B is true only regarded as but one implementation of the teachings of
unit Bl is driven to its set state. Latching unit 12B is the invention
disabled from further supplying pulses on line 14B to In the unlatched condition both FF's are reset, the
the gate 16 even though subsequently additional true 35 output of gate 26 is true and that of the inverter is false
signals may be applied to terminal B Also, once unit When an event-indicating signal is applied at terminal
Bl is set it inhibits all subsequent units (B2-BX) from A, at time r0 as shown in FIG 3, line a, terminal A is
being set at true level or simply true. Thus all three inputs of gate
Assuming that the next event-indicating signal is ap- 26 are true and consequently its output becomes false
plied to terminal N, latching unit 12N sets line 13N to 40 (FIG. 3 line b) and that of the inverter becomes true
true and the pulse on 14N activates the gate 16, causing (line c) When the trailing edge (i e the true to false
register 20 to provide an enabling signal on output line transition) of the first clock pulse 30 (line d) is sensed
02. As a result unit N2 is set and it inhibits all subse- at /, it clocks FF24 and since its J input is true it sets
quent units in row N from ever being set during the par- FF24 so that its 1 output is true (line e) As FF24 is set,
ticular test its 0 output goes false (line g) and consequently gate 26
Any event-indicating signals subsequently supplied to is set to true (line b) and that of inverter 27 goes false
terminals B or N do not affect the detector since in Also when line 14A, connected to the 0 output of
each of these rows one unit is already set and both FF24, goes false it enables NAND gate 16 whose out-
latching units 12B and 12N are latched However, if an put goes true (line h)
event-indicating signal is applied to terminal A, it When the trailing edge of the next clock pulse arrives
would latch unit 12A. The supply of a pulse to gate 16 at /,, FF24 is reset (lines e and g) and its 0 output goes
would cause the register to provide an enabling pulse true Consequently, gate 16 is disabled and its output
on line 03. This pulse together with the setting of line goes false (line h) It is the true-to-false transition of the
13A to true would cause unit A3 to switch to its set .. output of gate 16, represented in line h by numeral 30,
state which serves as the clocking pulse for the shift register
At the end of the test operation the units in the array 20. It should be pointed out that FF25 remains set (line
which are in their set state indicate the sources of the f) Thus line 13A remains true from time r, on. Also
event-indicating signals as well as their sequence of ar- since FF25 is set its 0 output is false Thus NAND gate
rival In the particular example since units Bl, N2 and
 6Q continues to provide a true output irrespective of sub-
A3 are set it indicates that at least one event-indicating sequent changes in the level of terminal A from false to
signal was received at each of terminals B, N and A true Consequently the latching unit remains latched
Their sequence of arrival is indicated by the columns until FF25 is reset at the end of the test operation,
in which the set units are located. In the particular ex- It should be noted that the two outputs of the unit are
ample it is seen that the source connected to terminal
 6J the continuous true output on line 13A and the false
B was the first to provide an event-indicating signal, pulse 31 (line g) on line 14A when FF24 is in its true
while the source connected to terminal A is the last to state. The duration of this pulse is clearly a function of
have provided such a signal. the clock rate
3,760,394
5 6
Attention is now directed to FIG 4 which is a dia- set once a preceding unit is set to indicate an event de-
gram of stages S1-S3 of shift register 20 and units Al, tection Such an inhibiting arrangement is needed if the
A2 and A3 of row A, as embodied in one embodiment output line such as 13A , of the latching unit 12A, re-
of the invention All stages following stage S3 are iden- mains true as long as the unit is latched These NAND
tical with stage S3 and all units following unit A3 are 5 gates and inverters may however be eliminated if the
identical therewith Likewise units in other rows are duration during which a line 13 is true is limited and is
identical with those of row A Stage SI comprises a flip- caused to coincide with a clock pulse on one of the out-
flop (FF) 40, a NAND gate 41 and an inverter 42. put lines of the shift register As shown in FIG 5, the
Stage S2 comprises FF44, a NAND gate 45 and an in- 1 output of FF25 of unit 12A may be connected to a
verier 46, and stage S3 comprises FF48, NAND gate 49 10 one shot 60 whose output is connected to line 13A. The
and inverter 50. Unit Al comprises a FF51 and a one shot 60 is assumed to be triggered when FF25 is
NAND gate 52, while unit A2 comprises FF53, NAND set, i e , the 1 output is true, to provide a true output
gate 54 and inverter 55 and unit A3 comprises FF56, to line 13A for a period which is longer than one clock
NAND gate 57 and inverter 58. All of the FF's are JK period The true output of the one shot is designated by
FF's assumed to be clocked by a true to false transitions 15 numeral 61 in line i of FIG 3. The reason that the true
and all the NAND gates are two-input gates except output has to be present for more than one clock pe-
NAND gate 57 which is a three-input gate nod is to acount for the delay produced by gate 16 and
Initially all FF's are reset For explanatory purposes one stage of the register in producing a clock signal on
it is assumed that the first event is received at terminal one of the register's output lines in response to a pulse
A At time /, (see FIG 3) when the output of gate 16 20 on one of lines 14A.
becomes true, the output of gate 41 is false and that of Once the particular unit in row A which is supplied
inverter 42 becomes true Also line 13A becomes true with the clock pulse from the register 20 is set, the level
At time t2 when the output of gate 16 goes from true on line 13A returns to false Since the unit 12A is of the
to false, a clock pulse is applied to all the FF's of the latchable type FF25 is only set once and therefore the
shift register Since FF's 40 and 44 have their J inputs 25 one-shot 60 provides only one true output, thereby en-
connected to the 0 output of 40 which is stiil reset, abling the setting of only one unit in row A Therefore,
these two FF's are set Also, the clock pulse from gate the various NAND gates and inverters which intercon-
16 switches gate 41 to true and, therefore, the output nect the units in the row are not needed It should be
of inverter switches from true to false, thereby applying apparent that in such an embodiment a one-shot is con-
a clock pulse on output line 01. Since line 13A is true 30 nected between each input unit and its corresponding
FF51 is set thereby indicating the detection of an event. line 13. Thus the elimination of NAND gates such as
Such indication may be determined by connecting the gates 52, 54, 57, etc , and inverters 55, 58, etc , is
1 output of FF51 to an appropriate lamp, designated by achieved at the price of N one-shots
numeral A10, which is illuminated when FF51 is set Summarizing the foregoing description two embodi-
The 1 outputs of the other FF's of the array units are 35 ments of an event-sequence detector have been de-
assumed to be connected to similar lamps each desig- scribed. In either embodiment, the input unit (such as
nated by the units designation, followed by a 0 sub- 12A) for each source is of the latched type When the
script first event-indicating signal is received from a source,
Once FFS1 of Al is set its 0 output is false By sup- the input unit provides two output signals and thereaf-
plying it to gate 54 of A2 whose output is in turn sup- 40 ter the unit becomes latched so that subsequent signals
plied to gate 57 of A3, the subsequent units A2, A3 and from the source can't be received One output signal of
all subsequent units in row A are inhibited from being the unit, represented by the false level 31 of the 0 out-
set, even though line 13A is true and even though put of FF24 in line g of FIG 3, is supplied to gate 16
pulses may be applied subsequently to output lines for clocking the shift register In one embodiment the
02-OX 4S other output is the true level of the I output of FF25
After the first pulse 30 from gate 16 is received, FF's and shown in line/ In this embodiment since this level
40 and 44 remain set. Then when the next clock pulse continues to be true, the various units of the matrix row
is received fom gate 16, FF44 is reset and FF48 is set to which this output signal is supplied need be con-
and the true-to-false transition of the output pulse of nected as shown in FIG. 4. This is necessary to insure
gate 16 causes gate 45 to provide a false-to-true transi- that once a unit in a row is set all subsequent units can't
tion, which in turn causes inverter 46 to provide a clock be set.
pulse (true-to-false transition) on output line 02. Thus In the other embodiment the second output signal of
successive pulses from gate 16 clock the shift register the input unit is the output of the one-shot which is true
to provide enabling signals or clock pulses successively „ for a limited duration only The duration is chosen so
on its output lines that when a clock pulse is received on one of the output
As seen from FIG 4, the various stages of the shift lines of the shift register; all the J inputs of the FF's in
register are substantially identical In each stage except the row are true However, since the clock pulse is sup-
Si, the FF is set when a clock pulse is supplied by the plied only to one FF, only it is set Since the one-shot
preceding stage and it is reset when a clock pulse is sup- ,„ produces a true output during only one period or dura-
plied by its stage In stage SI however FF40 is set by the tion, only one unit can be set in each row
first pulse from gate 16 and remains set Also, the van- Although in the foregoing embodiments each input
ous units in the array (of rows and columns) are sub- unit, such as unit 12A shown in FIG 2, is assumed to
stantially identical except for minor variations in the be of the latched type, the invention is not intended to
inputs of the NAND gates
 6J be limited thereto If desired each unit may be of the
It should be appreciated that the function fo the unlatched type Such a unit is capable of responding to
NAND gates and the inverters in the various units of a succession of event-indicating signals from the source
the array is to inhibit subsequent units from becoming to which it is connected This would enable the detec-
3,760,394
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tor to set more than one unit in each row However,
since the clocking of the shift register is subject to the
outputs of all the input units, the units which are set in
each row would depend on the relative times of arrival
of the event-indicating signals from the various sources 5
This embodiment may best be explained in connection
with FIGS 6 and 7.
In FIG 6, only an input unit connected to source A
and the units of row A together with gate 16 and the
shift register 20 are shown Basically, the input unit 10
70A comprises an input one-shot 71A which is con-
nected to terminal A. The output of the one-shot is sup-
plied to the k input of a JK FF 72A and through an in-
verter 74A to the J input of FF 72A FF 72A is clocked
by clock pulses from clock 22. The clock pulses are di- 15
agrammed in line a, FIG 7. When an event-indicating
signal is received at ts at terminal A, as represented by
the true pulse 75 on line b of FIG 7, the one-shot 71A
is enabled It provides a false pulse 76 (line c) of a se-
lected duration The duration is chosen to be somewhat 20
longer than one clock period. Thus the output of in-
verter 74A becomes true, so that when clock pulse 77
arrives at tt, FF 72A is set (line d) When it is set its 0
output goes false (line e), enabling gate 16 as herebe-
fore explained Also the output of FF 72A is supplied 25
to a one-shot 78A whose output (line f) is connected
by line 13A to all the J inputs of units Al-AX One-
shot 78A provides a true pulse 80 of a duration some-
what longer than one clock period Then when the next
clock pulse 81 arrives its trailing edge at t^ resets FF 30
72A (lines d and e) so that the input unit is ready for
the next event-indicating signal. Also the resetting of
FF 72A causes the gate 16 to provide a true to false
clocking transition for the shift register 20. It should be
appreciated that in this embodiment the highest rate of 35
event-indicating signals which can be sensed from any
source is one half the clock rate However, unlike the
prior two embodiments in this embodiment more than
one unit in row A may be set during the test or monitor-
ing period The input units for the other sources are 40
identical with unit 70A, each including a FF70 fol-
lowed by the source's letter designation. It should be
pointed out that since in this embodiment more than
one unit may be set in any one row, the number of col-
umns designated X may be greater than N 45
The operation of this embodiment may be summa-
rized in connection with a specific example Let us as-
sume that event-indicating signals are received from
the various sources during periods P1-P5 as shown in
the following table. 50
TABLE
PERIOD
PI
P2
P3
P4
PS
SOURCE
A
D
B.C
A.D.E
A.E
55
It should thus be apparent that in column Cl of the
array, corresponding to period PI, only unit Al is set.
Then unit D2 is set in column C2. When event-
indicating signals from B and C are received during the
same period P3, both B3 and C3 are set. Then A4, D4
and E4 are set following by the settings of AS and E5.
It is thus seen that in this embodiment all (rather than
only the first) event-indicating signals from each source
are monitored and detected by the number of set units
in each row Their times of occurrence relative to the
occurrences of signals from other sources is deter-
mined by which units are set in each row For example,
since in column Cl only Al is set, it indicates that the
first event was received from source A The second
event from source A is indicated by the set A4. How-
ever, since this unit is in column 4 it is clear that the
second event from source A arrived after the arrival of
the first event from source D, represented by set unit
D2 and after the arrivals of events from sources B and
C, represented by the set units B3 and C3.
Although particular embodiments of the invention
have been described and illustrated herein, it is recog-
nized that modifications and variations may readily
occur to those skilled in the art and consequently it is
intended that the claims be interpreted to cover such
modifications and equivalents.
What is claimed is
1. A detector for providing an indication of the se-
quence of occurrence of events comprising
n input terminals for receiving event-indicating sig-
nals from n sources,
a separate latching unit coupled to each input termi-
nal the unit having first and second output termi-
nals providing a first continuous signal on said first
output terminal and an event reception pulse on
said second output terminal only when the first
event-indicating signal is received by its corre-
sponding input terminal,
a plurality of element means arranged in an array of
n rows and X columns arranged in a sequence from
1 to X each element means being dnvable between
first and second states the elements in each row
being associated with a different latching unit,
first connecting means for connecting the element
means in each row to the first output terminal of
the latching unit with which they are associated,
column control means having X output lines in a se-
quence from 1 to X, each coupled to the element
means in a corresponding column,
means responsive to the event reception pulses on
the second output terminals at successive time pe-
riods for controlling said column control means to
provide successive enabling signals on its output
lines, with an element means coupled to a first out-
put terminal at which a first continuous signal is ap-
plied and to an output line of said column control
means at which an enabling signal is applied being
driven from its first state to its second state, and
second connecting means for interconnecting the el-
ement means in each row so that when any element
means in a row is driven to its second state all sub-
sequent element means in that row are inhibited
from being driven to said second state, X being not
greater than n
2. The arrangement as recited in claim 1 wherein the
means responsive to said event reception pulses com-
prises a gate having n input terminals coupled to the
second output terminals of said n latching units for pro-
viding a control signal to said column control means
whenever one or more event reception pulses are si-
multaneously applied to its input terminals
3. The arrangement as recited in claim 2 wherein said
column control means comprises a shift register of X
substantially identical stages each including one of the
output lines, said shift register being responsive to each
enabling signal following a first enabling signal from
said gate for sequentially shifting one of the stages
3,760,394
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thereof from a first state to a second state and a preced-
ing stage previously in said second state to said first
state, with the preceding stage providing the enabling
signal on the output line thereof
4. The arrangement as recited in claim 1 further in- 5
eluding a source of clock pulses coupled to said n latch-
ing units, each latching unit including first and second
flip-flops which are respectively connected to said sec-
ond and first output terminals of said latching unit
5. An event sequence detector for detecting events in 10
any of n sources comprising.
n input means each coupled to a different source with
which it is associated for providing first and second
output signals for each event-indicating signal
which is received from the source with which it is is
associated,
first means coupled to said n input means and respon-
sive to said first output signals for successively pro-
viding enabling signals on a plurality of output lines
thereof in response to a succession of one, or more 20
than one simultaneously received first output sig-
nals, and
switchable means including a separate sequence of
elements associated with each input means and
coupled thereto, with corresponding elements in 25
said sequences being connected to said output lines
of said first means, whereby in each sequence an
element coupled to an input means providing said
second output signal and to an output line on which
an enabling signal is applied switches to an event- 30
indicating state
6. The arrangement as recited in claim 5 wherein said
first means comprises gate means for providing a shift
control signal when at least one first output signal is
supplied thereto, and a shift register coupled to said
gate means and responsive to each shift control signal
for providing successively said enabling signals on said
output lines in response to a succession of said shift
control signals
7. The arrangement as recited in claim 6 wherein said
switchable means comprise an array of bistable ele-
ments arranged in rows and columns, with the elements
in each row associated with a different input means and
responsive to the second output signal therefrom and
the elements in each column being associated with a
different output line of said shift means, an element
switching to an event-indicating state only when a sec-
ond output signal is supplied by the input means with
which it is associated and an enabling signal is applied
to the output line to which it is connected
8. The arrangement as recited in claim 7 further in-
cluding clock means for clocking said n input means
with clock pulses of a preselected clock period,
whereby different input means which receive event-
indicating signals from the sources with which they are
associated during any clock period provide said first
and second output signals simultaneously so that bista-
ble elements in rows associated therewith and in the
same column are switched simultaneously to said
event-indicating state
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